SWAMPy

✎ CARVE FLESH

EDITING: tegra20-mc.h

/* SPDX-License-Identifier: GPL-2.0 */
#ifndef DT_BINDINGS_MEMORY_TEGRA20_MC_H
#define DT_BINDINGS_MEMORY_TEGRA20_MC_H

#define TEGRA20_MC_RESET_AVPC		0
#define TEGRA20_MC_RESET_DC		1
#define TEGRA20_MC_RESET_DCB		2
#define TEGRA20_MC_RESET_EPP		3
#define TEGRA20_MC_RESET_2D		4
#define TEGRA20_MC_RESET_HC		5
#define TEGRA20_MC_RESET_ISP		6
#define TEGRA20_MC_RESET_MPCORE		7
#define TEGRA20_MC_RESET_MPEA		8
#define TEGRA20_MC_RESET_MPEB		9
#define TEGRA20_MC_RESET_MPEC		10
#define TEGRA20_MC_RESET_3D		11
#define TEGRA20_MC_RESET_PPCS		12
#define TEGRA20_MC_RESET_VDE		13
#define TEGRA20_MC_RESET_VI		14

#define TEGRA20_MC_DISPLAY0A		0
#define TEGRA20_MC_DISPLAY0AB		1
#define TEGRA20_MC_DISPLAY0B		2
#define TEGRA20_MC_DISPLAY0BB		3
#define TEGRA20_MC_DISPLAY0C		4
#define TEGRA20_MC_DISPLAY0CB		5
#define TEGRA20_MC_DISPLAY1B		6
#define TEGRA20_MC_DISPLAY1BB		7
#define TEGRA20_MC_EPPUP		8
#define TEGRA20_MC_G2PR			9
#define TEGRA20_MC_G2SR			10
#define TEGRA20_MC_MPEUNIFBR		11
#define TEGRA20_MC_VIRUV		12
#define TEGRA20_MC_AVPCARM7R		13
#define TEGRA20_MC_DISPLAYHC		14
#define TEGRA20_MC_DISPLAYHCB		15
#define TEGRA20_MC_FDCDRD		16
#define TEGRA20_MC_G2DR			17
#define TEGRA20_MC_HOST1XDMAR		18
#define TEGRA20_MC_HOST1XR		19
#define TEGRA20_MC_IDXSRD		20
#define TEGRA20_MC_MPCORER		21
#define TEGRA20_MC_MPE_IPRED		22
#define TEGRA20_MC_MPEAMEMRD		23
#define TEGRA20_MC_MPECSRD		24
#define TEGRA20_MC_PPCSAHBDMAR		25
#define TEGRA20_MC_PPCSAHBSLVR		26
#define TEGRA20_MC_TEXSRD		27
#define TEGRA20_MC_VDEBSEVR		28
#define TEGRA20_MC_VDEMBER		29
#define TEGRA20_MC_VDEMCER		30
#define TEGRA20_MC_VDETPER		31
#define TEGRA20_MC_EPPU			32
#define TEGRA20_MC_EPPV			33
#define TEGRA20_MC_EPPY			34
#define TEGRA20_MC_MPEUNIFBW		35
#define TEGRA20_MC_VIWSB		36
#define TEGRA20_MC_VIWU			37
#define TEGRA20_MC_VIWV			38
#define TEGRA20_MC_VIWY			39
#define TEGRA20_MC_G2DW			40
#define TEGRA20_MC_AVPCARM7W		41
#define TEGRA20_MC_FDCDWR		42
#define TEGRA20_MC_HOST1XW		43
#define TEGRA20_MC_ISPW			44
#define TEGRA20_MC_MPCOREW		45
#define TEGRA20_MC_MPECSWR		46
#define TEGRA20_MC_PPCSAHBDMAW		47
#define TEGRA20_MC_PPCSAHBSLVW		48
#define TEGRA20_MC_VDEBSEVW		49
#define TEGRA20_MC_VDEMBEW		50
#define TEGRA20_MC_VDETPMW		51

#endif

CANCEL

Name	Type	Size	Modified	Actions
↩ ..	DIR	—	—
📄 mediatek,mt8188-memory-port.h	H	24.4 KB	2024-03-10 20:38	EDIT
📄 mediatek,mt8365-larb-port.h	H	4.2 KB	2024-03-10 20:38	EDIT
📄 mt2701-larb-port.h	H	3.7 KB	2024-03-10 20:38	EDIT
📄 mt2712-larb-port.h	H	3.6 KB	2024-03-10 20:38	EDIT
📄 mt6779-larb-port.h	H	10 KB	2024-03-10 20:38	EDIT
📄 mt6795-larb-port.h	H	4.2 KB	2024-03-10 20:38	EDIT
📄 mt8167-larb-port.h	H	2.1 KB	2024-03-10 20:38	EDIT
📄 mt8173-larb-port.h	H	4.4 KB	2024-03-10 20:38	EDIT
📄 mt8183-larb-port.h	H	5.9 KB	2024-03-10 20:38	EDIT
📄 mt8186-memory-port.h	H	9.6 KB	2024-03-10 20:38	EDIT
📄 mt8192-larb-port.h	H	10.1 KB	2024-03-10 20:38	EDIT
📄 mt8195-memory-port.h	H	18.3 KB	2024-03-10 20:38	EDIT
📄 mtk-memory-port.h	H	470 B	2024-03-10 20:38	EDIT
📄 tegra114-mc.h	H	1.2 KB	2024-03-10 20:38	EDIT
📄 tegra124-mc.h	H	3.8 KB	2024-03-10 20:38	EDIT
📄 tegra186-mc.h	H	8 KB	2024-03-10 20:38	EDIT
📄 tegra194-mc.h	H	13.9 KB	2024-03-10 20:38	EDIT
📄 tegra20-mc.h	H	2.2 KB	2024-03-10 20:38	EDIT
📄 tegra210-mc.h	H	2.4 KB	2024-03-10 20:38	EDIT
📄 tegra234-mc.h	H	19.4 KB	2024-03-10 20:38	EDIT
📄 tegra30-mc.h	H	3.2 KB	2024-03-10 20:38	EDIT